

<u>№</u> 289

Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28nm 3D CoolCubeTM Technology

Reda Boumchedda, Jean-Philippe Noel, Bastien Giraud, Adam Makosiej, Marco Antonio Rios, Eduardo Esmanhotto, Emilien Bourde-Cicé, Mathis Bellet, David Turgis and Edith Beigne

EasyChair preprints are intended for rapid dissemination of research results and are integrated with the rest of EasyChair.

June 22, 2018

Energy-Efficient 4T SRAM Bitcell with 2T Read-Port for Ultra-Low-Voltage Operations in 28 nm 3D Monolithic CoolCubeTM Technology

Reda Boumchedda^{1,2}, Jean-Philippe Noel², Bastien Giraud², Adam Makosiej², Marco Antonio Rios², Eduardo Esmanhotto², Emilien Bourde-Cicé², Mathis Bellet², David Turgis¹ and Edith Beigne²

¹STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles, France

² Univ. Grenoble Alpes, CEA, LETI, MINATEC Campus, Grenoble, France

ABSTRACT

This paper presents a 4T-based SRAM bitcell optimized both for write and read operations at ultra-low voltage (ULV). The proposed bitcell is designed to respond to the requirements of energy constrained systems, as in the case of most IoT-oriented circuits and applications. The use of 3D CoolCubeTM technology enables the design of a stable 4T SRAM bitcell by using data-dependent back biasing. The proposed bitcell architecture provides a major reduction of the write operation energy consumption compared to a conventional 6T bitcell. A dedicated read port coupled to a virtual GND (VGND) ensures a full functionality at ULV of read operations. Simulation results show reliable operations down to 0.35 V close to six sigma (6 σ) without any assist techniques (e.g. negative bitlines), achieving in worst case corner 300 ns and 125 ns in write and read access time, respectively. A 6x energy consumption reduction compared to a ULV ultra-low-leakage (ULL) 6T bitcell is demonstrated.

1 INTRODUCTION

In IoT applications, the chip works with limited energy source stored in an embedded battery. Therefore, the power management is an important factor and must be optimized to improve the battery life time. An efficient way to reduce both active and standby power is to lower the supply voltage, while keeping good performance in the active mode.

In many recent applications, the embedded SRAM macro may occupies more than 50% of SoC total area. In consequence, the memory is often the main contributor to the total static power consumption. Moreover, at low voltage operation, the SRAM is the main limiting factor in terms of performance. Improving the energy efficiency while maintaining SRAM performance is therefore the key to enable long-battery-life SoCs for IoT applications.

In modern chips, the 6T bitcell is widely used to design SRAM circuits due to its high stability in retention and performance in write and read operations at nominal voltage. In ULV operation, this bitcell suffers from lack of reliability for write and read operation. In write operation (particularly at low temperature), the pass-gate transistor weakens and shows difficulty to toggle the bitcell data. In read operation (particularly at high temperature), the on-to-off current ratio (I_{ON}/I_{OFF}) decreases, increasing the difficulty to obtain enough voltage difference to perform a reliable read operation. To overcome these issues, a lot of assist techniques have been developed, such as negative bitlines (NBL) [1] or WL

underdrive [2], but at the expense of power consumption and area overhead [3].

On the other side, the 4T bitcell, where either the pull-up (*load less*) or pull-down (*driver less*) transistors are removed, could become an interesting alternative for ULV SRAM design. Its main advantage is the easy writability, owing to the fact that there is no "fight-back" from the bitcell when toggling the data, as there is no standard latch in the cell. The well-known disadvantage of this bitcell is the difficulty to ensure a balance between sufficient stability in data retention and in read operation. Designing with FD-SOI-based process technologies (*e.g.* planar FD-SOI or 3D CoolCubeTM), it has been demonstrated that 4T bitcell can be made stable in retention and read mode by tuning several knobs such as back-plane type and biasing, gate type and length and counter doping[4][5][6][7][8].

Based on previously published work [6][7][8], we propose a 4T-based SRAM bitcell further optimized for ULV operation, particularly for energy-efficient write operation. Moreover, we propose to use a dedicated read port coupled to a VGND [9] to improve the performance of read operation. Finally, we design this bitcell in 3D CoolCubeTM technology based on a novel SRAM bitcell array organization, avoiding word interleaving within a row.

The rest of the paper is organized as follows:

Section II presents the 3D CoolCubeTM technology and its advantages in SRAM design. Section III introduces the proposed 3D 4T bitcell. Section IV discusses the simulation results obtained on the 3D 4T bitcell. Section V compares the designed 3D 4T bitcell to a 6T bitcell. Section VI draws conclusions and exposes some perspectives.

2 3D COOLCUBETM TECHNOLOGY

Among the 3D monolithic technologies, 3D sequential LETI CoolCubeTM technology [10] offers a fine 3D interconnect pitch compared to existing technologies. This paves the way for efficient 3D VLSI circuits, aiming to reduce the congestion on the BEOL while providing real 3D routing possibilities [11]. In 3D monolithic technology, transistors are made on several stacked tiers, a tier being a thinned out wafer. On the upper tiers there is the ability to process asymmetric double-gate transistors, resulting in a better I_{ON}/I_{OFF} . This feature brings new possibilities on design level, allowing an innovative design to enhance the stability, power consumption and performances.



Fig 1. (a) Cross section view and (b) orientation of the wordlines and bitlines of two superposed 3D 4T SRAM bitcells with 2T read ports on the in-between 2nd tier.

Figure 1 shows how the bitcell is going to be integrated in 3D. On three superposed tiers, two bitcells are integrated with their read ports put in-between the two 4T bitcells. This approach exhibits a gain in density while saving the addition of an extra tier by sharing one tier for the read ports. In addition, the memory can be designed in a specific way such that there is no word interleaving, thus avoiding half-selected [12] bitcells, where the retention of the 4T bitcell is unstable.

3 PROPOSED 3D 4T + 2T SRAM BITCELL

The proposed bitcell is shown in Fig. 2. The bitcell contains a core of four transistors, to hold and write the data, and a read port of two transistors to read out the data.



Fig 2. Schematic of 4T SRAM bitcell with a 2T read port coupled to a VGND.

The read port used with the 4T is specifically designed to enhance read operation at low voltage, where the $I_{\rm ON}/I_{\rm OFF}$ is critical.





To improve readability at low voltage, a virtual ground (VGND) is added to the read port as shown in Fig. 2. Figure 3 shows the case where a read operation is done w/o and w/VGND. On Fig. 3(a), no VGND is added to the read port. Supposing that all the bitcells in the column contain a '0', the read current is joined by N-1 leakage currents (N being the number of rows). At ULV and with a high number of rows, the total leakage current can be equivalent to the read current. In these conditions, the read bitline (RBL) is discharged, no matter the content of the read bitcell. On Fig.3 (b), with VGND added to the read port, the read current is joined by only one leakage current, assuring a distinctive read operation at ULV, high temperature and high number of rows.

Since the reliability of read operation is assured by adding a read port with row based VGND, the 4T core of the bitcell can be optimized only for best balance between retention and write stability. The mechanism of retention in the 4T bitcell relies on the equilibrium of the leakage current present in the bitcell, as detailed in previous works [6] [7].

In 3D monolithic design, there is the possibility to use data-dependent dynamic back bias to enhance the bitcell stability in retention. As shown in Fig. 2, the pull-up (PU) back gates are connected in dynamic threshold-voltage MOS (DTMOS) [8] configuration (back gate/plan of one MOS connected to its front gate), whereas pass gate (PG) back-gates are connected to their opposite storage nodes BLTI and BLFI. This configuration optimizes each branch of the 4T bitcell independently. On the branch where the internal node holds a '1' the PU is made stronger than the PG to help the bitcell maintain the '1' at VDD. Intrinsically, on the complementary branch, the PG is stronger than the PU so that the '0' contained in the internal node remains close to GND.



Fig 4. Currents present during a write operation on (a) 6T bitcell and (b) 4T bitcell.

An important advantage of the 4T bitcell is its easy writability. Owing to the absence of pull-down transistors in the 4T driver-less (4TDL) bitcell, there is no fight-back from the bitcell when written, allowing an easier toggle and with low energy cost. At low supply voltage, where the write operation is difficult, a standard 6T bitcell requires the application of write assist techniques that are costly both in terms of silicon area and energy. On the other hand, the 4T bitcell is free from those constraints. This difference is clearly shown on Fig. 4 and Fig. 5. On Fig. 4(a), the fight-back of the 6T bitcell against the write operation causes the latches of the bitcell to consume current through short circuit between VDD and GND. On Fig. 4(b), the 4T bitcell exhibits no short-circuit current thanks to the removal of the pull-down (PD) transistors connected to GND.

Figure 5(a) shows that the 4T bitcell pulls the internal node to VDD faster than the 6T bitcell. As mentioned before, this is due to the fight-back of the 6T bitcell against the write operation. This issue causes the 6T bitcell to consume more current than the 4T SRAM bitcell during the write operation as shown on Fig. 5(b).



Fig 5. Simulation of the (a) rise of the internal node to VDD and (b) current of the 4T and 6T bitcell during a write operation.

4 SIMULATION RESULTS

The simulations were done using the importance sampling method, as available in a commercial simulator [13]. Typically, the SRAM stability is targeted at 6 σ , corresponding to approximately one fail per billion. Importance sampling methods enable stability evaluation within this low failure range with good accuracy and low execution time.

Figure 6 shows the yield expected for a SRAM for a given bitcell σ . The yield is given as the number of maximum Mbit where at most one failing bitcell is present. The graph also shows, for a given σ , the number of cuts with at most one failing cut for a given size of the SRAM. As expected, the lower the size of the SRAM, the higher the number of cuts. For a 64 kbit SRAM, the number of cuts is 15466 and 4601 at 6 σ and 5.8 σ , respectively.



Fig 6. SRAM yield expressed in maximum functional bitcell in Mbit for a given bitcell sigma.

The bitcell is designed using the 28 nm FD-SOI models whose model card is slightly adjusted to satisfy all the bitcell metrics. Therefore, to enhance the retention stability, the V_T gap between the NMOS and PMOS is enlarged by 120 mV (+60 mV PMOS V_T , -60 mV NMOS V_T). This optimal balance between NMOS and PMOS V_T is achievable using the available process tuning handles, as demonstrated with silicon measurements in 14 nm FD-SOI [7].

a) Data retention on 4T SRAM bitcell

In this sub-section the retention stability of the 3D 4T bitcell is investigated. As mentioned before, the retention of the 4T relies on an equilibrium between the PG (NMOS) and the PU (PMOS) transistors. Consequently, the most critical corners for stability evaluation are FS and SF, corresponding to fast NMOS/slow PMOS and slow NMOS/fast PMOS, respectively. In [6][7], it is mentioned that the stability relies on the resistance ratio of the PU and the PG. This ratio defines the level of the internal node maintained at '0', to maintain the node at GND, the resistance of the PU must be higher than the one of the PG.

On the node holding a '1' in the bitcell, at ULV and with the degradation of the I_{ON}/I_{OFF} ratio, the leakage current of the PG (saturated I_{LEAK}) can become equivalent to the ON current of the PU (linear I_{ON}). In this case the '1' contained in the 4T bitcell can be pulled down by the leakage current of the PG, resulting in bitcell data loss in worst-case corner.

4TDL RETENTION STABILITY ANALYSIS AT FS AND SF

TABLE I.

CORNER FOR VARIOUS TAMPERATURES AND SUPPLY VOLTAGES									
	Temperature (°C)								
VDD (V)	-4	10	2	5	125				
	FS	SF	FS	SF	FS	SF			
0.38	7.6	7.2	7.5	6.9	7.1	6.0			
0.37	7.1	7.1	7.0	6.8	6.7	6.0			
0.36	6.7	6.9	6.6	6.7	6.3	5.9			
0.35	6.2	6.9	6.2	6.6	5.9	5.8			
0.34	5.8	6.7	5.7	6.6	5.4	5.7			

Table I shows the σ number obtained for the retention stability of the 3D 4T bitcell in the FS and SF corners. For both corners the worst-case stability is located at low voltage and high temperature (125°C). At high temperature the I_{ON}/I_{OFF} ratio worsen. On the SF corner the leakage of the PG is insufficient to maintain the '0', whereas on the FS corner the leakage of the PG is too strong and pulls down the '1' to GND. Through design lever, the stability condition can be attained for both corners. A reliable retention for the 3D 4T bitcell is achievable at a V_{MIN} of 0.35 V, where a σ of 5.9 and 5.8 is attained for the FS and SF corner, respectively. As shown previously on Fig. 6, the yield does not depend only on the σ but also on the size of the SRAM. In the targeted applications of this SRAM (IoT-oriented circuits and applications), the size of the memory is usually lower than 64 kbit [14] [15]. Hence with a 5.8 σ and considering a size of 64 kbit, a likely yield of 99.99% is obtained, leading to 1 fail at most out of 4601 cuts.

b) Write operation on 4T SRAM bitcell

This sub-section investigates the write operation, it is one of the strong points of the 4T bitcell since it exhibits no fight-back during the write. This condition allows a write operation at ULV with no assist and low energy cost. The stability of write operation is evaluated in function of the minimum wordline pulse duration (WL pulse) that has to be applied to the bitcell in order to write a data in the cell correctly.

Table II summarizes the results of write stability estimation expressed in number σ for different process corners at VDD = 0.35 V and T = 25°C. The SS corner (where both the PG and PU are slow) is the worst case regarding writability on the 4T bitcell.

TABLE II. 4TDL WRITE OPERATION FEASABILITY ON SEVERAL PROCESS CORNERS

VDD = 0.3	35 V	WL Pulse (ns)								
T = 25°	T = 25°C		80	60	40	20	10			
	FF	15.0	14.7	13.7	12.3	10.0	7.6			
	FS	12.4	12.2	11.2	9.8	7.5	5.1			
Process	TT	13.5	13.2	12.3	10.9	8.6	6.2			
9	SF	14.8	14.5	13.5	12.2	9.8	7.5			
	SS	11.8	11.5	10.6	9.2	6.9	4.6			

Table III depicts the results of a similar analysis as in the previous table but for various temperatures in SS corner. Results show that the temperature has a major impact on the writability. The lower the temperature, the more difficult it is to write the bitcell.

TABLE III. 4TDL WRITE OPERATION FEASABILITY FOR SEVERAL TEMPERATURES

Process =	WL Pulse (ns)								
VDD = 0.3	100	80	60	40	20	10			
	125	24.9	24.5	23.3	21.5	18.0	14.1		
	85	20.4	20.1	19.0	17.3	14.5	11.8		
Temp (°C)	25	11.8	11.5	10.6	9.2	6.9	4.6		
	0	8.3	8.0	7.2	5.9	3.8	1.7		
	-40	2.9	2.6	1.9	0.8	0.0	0.0		

Table IV shows the writability evaluation results for various supply voltages, at worst-case corner process and temperature of SS and -40° C, respectively.

At worst-case corner, V_{MIN} and temperature (PVT) (SS|0.35 V|-40°C) a WL pulse of 300 ns is required to write the bitcell at 6 σ .

TABLE IV. 4TDL WRITE OPERATION FEASABILITY ON SEVERAL LOW SUPLLY VOLTAGES AT WORST CORNER

Process	WL Pulse (ns)							
T = -40°C		500	400	300	200	100		
VDD (V)	0.39	10.8	10.2	9.5	8.5	6.7		
	0.38	9.9	9.4	8.6	7.6	5.8		
	0.37	9.1	8.5	7.8	6.7	5.0		
	0.36	8.2	7.6	6.9	5.8	4.1		
	0.35	7.3	6.8	6.0	5.0	2.9		

Even though the 4T bitcell does not need any assist for write operations, the addition of negative bitline (NBL) assist is studied to estimate the speed up factor on the write operation.

Table V depicts the obtained results on write operation when using NBL assist for the worst-case PVT. With only a 10% VDD NBL, a gain of almost 4x is obtained, reaching up to over 30x if 30% NBL is considered.

TABLE V. 4TDL WL PULSE AT V_{min} for write operation at

	v	VORST CO	ORNER W	/ AND W/	O NBL				
SS 0.35 V –40°C		WL Pulse (ns)							
33 0.3	5 V -40 C	100	80	60	40	20	10		
NBL	30%VDD	14.5	13.9	13.2	12.1	10.3	8.5		
	20%VDD	10.7	10.2	9.4	8.4	6.6	4.8		
	10%VDD	7.0	6.4	5.7	4.6	2.8	1.0		
w/o NBL		2.9	2.6	1.9	0.8	0.0	0.0		

c) Read operation on read port with VGND

At low voltage, the conventional read operation is unreliable because of the degradation of the I_{ON}/I_{OFF} ratio. The lower the ratio, the more equivalent the read current is to the leakage current. In these conditions, difficulty arises to distinguish a '1' from a '0' during read operations. This phenomenon grows stronger at higher temperature and large number of bitcell per column (b/c), due to temperature adversely impacting the I_{ON}/I_{OFF} ratio and more leakage contributors for larger column size.

To ensure a functional read operation at low voltage, a read port with a VGND is added to the 4T bitcell. When a bitcell is read in a column, its VGND drops to '0' while the VGND of the remaining read ports of the column remains at VDD. As a result, the leakage of unaccessed cells in the column is suppressed, removing their impact on the bitline discharge in read operation. Only the read port leakage of the adjacent row remains present, resulting in one read current facing a leakage current instead of one read current facing (N–1) leakage currents, where N is the number of b/c.



Fig 7. Read operation of a '1' and a '0' (a) w/o and (b) w/ VGND.

Figure 7 shows the read of a '0' and a '1'. The read operation is done at ULV (0.35 V) and at high temperature (125°C) for 1000 monte carlo samples (enough to show the effect of the phenomenon discussed here), with the slowest and fastest case displayed each time. In Fig. 7(a) the read operation is done with a conventional read port (without VGND). The RBL drops to 0 no matter the content of the bitcell. Even though the RBL drops faster when reading a '0' than '1', when superposing the two it is impossible to distinguish between them, hence always a '0' is read. As depicted in Fig. 7(b) however, when using the VGND and reading a '1', the RBL remains at VDD. When reading a '0', the RBL drops at GND slower than in the case where no VGND is present, but fast enough to give a sufficient read offset to distinguish between a '1' and a '0'. Even with a lower number of b/c (32 b/c) and without the VGND, the leakage currents discharge the RBL and output a '0' for every read operation.



Fig 8. Read operation with importance sampling analysis at 6σ on (a) different supply voltages, (b) different temperatures, (c) different number of b/c and (d) different values of back-bias voltage (VBB).

Figure 8 shows several graphs that display the necessary WL pulse for a read operation at 6 σ yield for different configurations. On Fig. 8(b), a significant improvement in read operation is shown from -40°C to 80°C, but then saturates around 125°C. On Fig. 8(c), a linear relation can be observed between the number of b/c and the WL pulse.

An interesting trend can be observed on Fig. 8(d), where the read is evaluated at various values of read port VBB. It is expected that the read operation speed improves when increasing the VBB. Instead, an optimum is found around VBB = 1.3 V. Above 1.3 V, a decrease in read speed is observed.

This phenomenon is due to the rise of the leakage in the read ports. The leakage currents from the VGND maintained at VDD in unaccessed rows charge back the read bitline toward VDD, thus slowing down the read operation. Another observation can be made on the effect of VBB, the greater the number of b/c, the greater the effect of VBB, an important speed up on the read time can be seen at 256 b/c, but at 32 b/c the effect is less significant. On Fig. 8(a), a read operation is performed at worst-case corner and V_{MIN} (SS|0.35 V|–40°C) with a WL pulse of 125 ns on 256 b/c.

5 4T VS 6T SRAM BITCELL COMPARISON

In this section the proposed 3D 4T bitcell is compared to a 6T bitcell optimized for operations at ULV with ULL. The reference 6T bitcell is simulated using its respective foundry models. The proposed 3D 4T bitcell however, is simulated using standard logic models.

a) Write operation

The write operation of the 6T bitcell is evaluated at its worst-case corner (SF|–40°C) and at the V_{MIN} of the 3D 4T bitcell. As shown in Table VI, writing the 6T bitcell at ULV is not possible without NBL assist. With at least a 30% VDD of NBL, a 6 σ stability in the write operation can be achieved with a WL pulse of 200 ns. A level of 30% NBL (–105 mV) at 0.35 V is difficult to implement, it requires a large capacitance or a second power supply to generate this negative voltage, representing an important addition of area and power consumption [3].

TABLE VI. 4T VS 6T WL PULSE AT 0.35 V FOR WRITE OPERATION AT WORST CORNER WITH NBL ASSIST

4	IT (SS)		WL Pulse (ns)								
6	ST (SF)	500 400			300 20			00 100		00	
0.35	5 V -40°C	6T	4T	6Т	4T	6T	4T	6T	4T	6T	4T
	30%VDD	7.2	18.7	6.9	18.1	6.5	17.4	6.0	16.3	5.1	14.5
NBL	20%VDD	5.3	14.9	5.0	14.3	4.6	13.6	4.1	12.5	3.1	10.7
INBL	10%VDD	0.0	11.2	0.0	10.6	0.0	9.8	0.0	8.8	0.0	7.0
	w/o NBL	0.0	7.3	0.0	6.8	0.0	6.0	0.0	5.0	0.0	2.9

b) Leakage current

The leakage in the 4T bitcell is necessary for the stability of data retention. Using logic models for the 4T and specific low-leakage models for the 6T bitcell, the 4T bitcell cannot overcome the reference cell in terms of leakage. Table VII shows the ratio of the leakage between the 4T and the 6T bitcell. The worst case is at SS|0.35 V|-40°C with a ratio of 58, at worst case of leakage (FF|0.35 V|125°C) the ratio drops to 12. Even with unfavorable leakage compared to the 6T bitcell, next section shows how the 4T bitcell can overcome this.

TABLE VII. LEAKAGE ANALYSIS IN CROSS CORNER AT MULTIPLE VDD

FOR THE 4T AND 6T BITCELL										
Process	FF							SS		
т (°С)		125					-40			
VDD (V)	1	0.8	0.6	0.4	0.35	1	0.8	0.6	0.4	0.35
LEAKAGE RATIO (4T/6T)	6.6	8.3	10.1	11.7	12.0	1.9	3.8	11.3	41.6	57.9

c) Energy and leakage trade-off

Even though the 4T bitcell possesses a higher leakage as compared to the 6T one, the 4T bitcell gains in total in the write operation. Since the 4T bitcell do not fight-back the toggle in a write operation and does not need NBL assist, the write operation is done with low energy expense. On the other hand, the 6T bitcell resists the toggle during write operation, requiring for write operation a strong NBL (30% VDD).

Figure 9 shows the accumulation of the energy spent during 1000 write operations of 32 bits word and then the energy lost in leakage while idling. After 1000 write operations, the 6T bitcell has spent six times more energy than the 4T bitcell in the worst case. When idling, the leakage of the 4T bitcell being higher than the one of the 6T, the energy expense of the 4T bitcell catches up the one of the 6T. T_{RECOVERY} is defined as the maximum lapse of time where a write operation has to be done, so that the energy expense of the 4T bitcell is lower than the one of the 6T. In the worst case, T_{RECOVERY} = 350 cycles (considering writing 50% of the word bitcells).



Fig 9. Simulation of the energy accumulation of the 4T and 6T bitcell during 1000 write operations and while idling at (a) $FF|0.35 V|125^{\circ}C$ and (b) $SS|0.35 V|-40^{\circ}C$.

If an asynchronous system is considered for the proposed 4T bitcell, it benefits at maximum from the bitcell advantages. In an asynchronous system, the cycle time adapts itself to the variation of process, supply voltage and temperature (asynchronous cycle time) [16], thus avoiding periods where the SRAM is ready to work but is waiting (idle) for the next operation (synchronous cycle time). Consequently, the system carries operations as soon as the SRAM is available, and hence make sure that the 4T bitcell energy consumption stays below the one of the 6T bitcell.

6 CONCLUSION

This paper demonstrates a 6x reduction of the write energy consumption for the 4T-based SRAM bitcell compared to the 6T-based one. This is mainly due to the fact that there is no period of short circuit inside the bitcell when the data is flipped. This point is crucial for subthreshold operations where this period can be relatively long due to low I_{ON}/I_{OFF} ratio. To use the proposed bitcell in the optimal write and retention conditions, a dedicated read port is mandatory. Moreover, the 4T bitcell has to be used without word interleaving to avoid the half-selected disturb effect, leading to data loss. To overcome this issue, a new SRAM bitcell array organization has been proposed in 3D

CoolCubeTM technology. This structure enables to use the bitcell without word interleaving into the array. This process technology enables to dynamically use the back gates to improve the data retention stability. A 125 ns read time has been showed by simulation in the worst-case condition, while achieving 300 ns of write time without assist technique at 0.35 V. Furthermore, it is demonstrated that a SRAM based on the proposed bitcell is more energy efficient than a 6T bitcell if a write operation is performed at least every 350 cycles.

In a future work we expect to reduce the leakage current of the 4T bitcell. The lower the leakage, the longer the period of no activity where the energy consumption of the 4T SRAM bitcell is lower than the one of the 6T SRAM bitcell.

REFERENCES

- V. Kumar et al., "A Sub-0.5V Reliability Aware-Negative Bitline Write-Assisted 8T DP-SRAM and WL Strapping Novel Architecture to Counter Dual Patterning Issues in 10nm FinFET," VLSID, pp. 269-274, 2017.
- [2] E. Karl et al., "A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry," ISSCC, pp. 230-232, 2012.
- [3] S. Kumar et al., "SRAM write assist techniques for low power applications," ICSC, pp. 425-430, 2016.
- [4] J.-P. Noel et al., "Robust multi-VT 4T SRAM cell in 45nm thin BOx fully-depleted SOI technology with ground plane," ICICDT, pp. 191-194, 2009.
- [5] V. Asthana et al., "Circuit optimization of 4T, 6T, 8T, 10T SRAM bitcells in 28nm UTBB FD-SOI technology using back-gate bias control," ESSCIRC, pp. 415-418, 2013.
- [6] M. Brocard et al., "High density SRAM bitcell architecture in 3D sequential CoolCube™ 14nm technology," S3S, pp. 1-3, 2016.
- [7] R. Boumchedda et al., "High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist Techniques," TVLSI, Volume 25, Issue 8, pp. 2296-2306, 2017.
- [8] F. Andrieu et al., "Design technology co-optimization of 3D-monolithic standard cells and SRAM exploiting dynamic back-bias for ultra-lowvoltage operation," IEDM, pp. 20.3.1-20.3.4, 2017.
- [9] N. Verma et al., "A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy," ISSCC, Digest of Technical Papers, pp. 328-606, 2007.
- [10] P. Batude et al., "3DVLSI with CoolCube process: An alternative path to scaling", Symposium on VLSI Technology, pp. T48-T49, 2015.
- [11] F. Clermidy, et al., "Technology scaling: The CoolCube[™] paradigm," S3S, pp. 1-4, 2015.
- [12] Z. Chuan Lee et al., "NBTI/PBTI-aware wordline voltage control with no boosted supply for stability improvement of half-selected SRAM cells," ISOCC, pp. 200-203, 2012.
- [13] L. Ciampolini et al., "Efficient yield estimation through generalized importance sampling with application to NBL-assisted SRAM bitcells," ICCAD, pp. 1-8, 2016.
- [14] Y. C. Chien et al., "A 0.2 V 32-Kb 10T SRAM With 41 nW Standby Power for IoT Applications," TCAS I, 2018.
- [15] H. Fujiwara et al., "A 64-Kb 0.37V 28nm 10T-SRAM with mixed-Vth read-port and boosted WL scheme for IoT applications," A-SSCC, pp. 185-188, 2016.
- [16] J. Chen et al., "An ultra-low power asynchronous quasi-delayinsensitive (QDI) sub-threshold memory with bit-interleaving and completion detection," NEWCAS, pp. 117-120, 2010.